Consider the following operation on an arbitrary positive number: if the number is even, divide it by two, and if the number is odd, triple it and add one. The Collatz conjecture asserts that, starting from any positive number m, repeated iteration of the operations eventually produces the value 1. The main contribution of this paper is to present an efficient implementation of a coprocessor that performs the exhaustive search to verify the Collatz conjecture using a Xilinx Virtex-6 FPGA with DSP blocks, each of which contains one multiplier and one adder. The experimental results show that, our coprocessor can verify 4.99 × 10 8 64-bit numbers per second. Also, we have implemented a multi-coprocessors system that has 380 coprocessors on the FPGA. The experimental results show that our multi-coprocessor system can verify 1.64 × 10 11 64-bit numbers per second.
Introduction
An FPGA (Field Programmable Gate Array) is a programmable VLSI in which a hardware designed by users can be embedded instantly. Typical FPGAs consist of an array of programmable logic blocks (or slices), memory blocks, and programmable interconnect between them. The logic block contains four-or six-input logic functions implemented by a look up table and/or several registers. Using four-or six-input logic functions, registers, and their interconnects, any combinational circuits and sequential logic can be implemented. Using design tools provided by FPGA vendors or third party companies, a hardware logic designed by users using hardware description languages can be embedded in FPGAs. Recent FPGAs except some low-end FPGAs have a DSP block with a multiplier and an adder, which can perform multiply-accumulate operation in high clock frequency [13] . It has been shown that a lot of computation can be accelerated using a circuit implemented in FPGAs [2, 3, 10, 11, 12] .
The Collatz conjecture is a well-known unsolved conjecture in mathematics [4, 9, 15] . Consider the following operation on an arbitrary positive number: even operation if the number is even, divide it by two, and odd operation if the number is odd, triple it and add one.
The Collatz conjecture asserts that, starting from any positive number, repeated iteration of the operations eventually produces the value 1. For example, starting from 3, we have the following sequence to produce 1.
3
The exhaustive verification of the Collatz conjecture is to perform the repeated operations for numbers from 1 to the infinite as follows:
for m ← 1 to ∞ begin n ← m while n > 1 if n is even then n ← n 2 else n ← 3n + 1 end Clearly, if the Collatz conjecture is not true, then the while-loop in the program above never terminates for a counter example m. Working projects for the Collatz conjecture are currently checking 60-bit numbers [14] and 63-bit numbers [4] .
There are several researches for accelerating the exhaustive verification of the Collatz conjecture. It is known [8] that series of even and odd operations for n can be done in one step by computing n ← B[n L ] · n H + C[n L ] for appropriate tables B and C, where the concatenation of n H and n L corresponds to n. In [1, 5] , FPGA implementations have been presented to repeat the operations of Collatz conjecture. These implementations perform the even and odd operations for some fixed size of bits of interim numbers. However, in [1] , the implementation ignores the overflow. Hence, if there exists a counter example number m for the Collatz conjecture such that, infinitely large numbers are generated by the operations from m, their implementation may fail to detect it. On the other hand, in [5] , the implementation can verify the conjecture for up to 23-bit numbers. This is not sufficient because working projects for the Collatz conjecture are currently checking 60-bit numbers [14] and 63-bit numbers [4] .
In our previous paper [8] , we have shown a software-hardware cooperative approach to verify the Collatz conjectures for 64-bit numbers m. Our approach supports almost infinitely large interim numbers n. The idea is to perform the while-loop for interim values with up to 78 bits using a coprocessor embedded in an FPGA. If an interim value n has more than 78 bits, the original value m is reported to the host PC. The host PC performs the verification for such m using unlimited number of bits by software. This software-hardware cooperative approach makes sense, because
• the hardware implementation on the FPGA is fast and low power consumption, but the number of bits for the operation is fixed,
• the software implementation on the PC is relatively slow and high power consumption, but the number of bits for the operation is unlimited.
In this paper, we improve the coprocessor architecture of our previous paper [8] . We use an embedded DSP block to further accelerate the coprocessor, while four (unsigned) 17-bit multipliers are used in our previous implementation. Let us explain more details of coprocessor architecture of our previous paper [8] . Let n be an interim number, and n L and n H denote the least significant 10 bits of n and the remaining bits. The coprocessor
for the exhaustive verification of the Collatz conjecture. We have used embedded (unsigned) 17 × 17-bit multiplier in Xilinx Virtex-II Family FPGA XC2V3000. As illustrated in Figure 1 , we have used a parallel implementation that includes four multipliers to compute 68 × 17-bit multiplication B[n L ]·n H . Based on this idea, we have implemented 24 coprocessors in XC2V3000 which repeatedly
in each of 24 coprocessors in parallel. If the resulting value is overflow, that is, if n H has more than 68 bits, the value of n is reported in the host PC. Each coprocessor can verify 2.47 × 10 8 64-bit numbers m per second. The remaining verification is performed for m with overflow interim value n by unbounded bit operations by software on the host PC. The main contribution of this paper is to further accelerate computation
→ n using a DSP block of the FPGA for each coprocessor. More specifically, computation B[n L ] · n H is performed using a DSP48E1 block in Xilinx Virtex-6 Family FPGA. Figure 2 illustrates our implementation to compute n H · B[n L ] using a DSP48E1 block. We have six 17-bit registers to store up to 102-bit values of n H . The multiplication is computed in a pipeline fashion, and 17k × 17-bit (k ≤ 6) multiplication can be performed in k clock cycles.
Our new implementation, the sequential pipeline implementation in Figure 2 has advantages over our previous implementation, the parallel implementation in Figure 1 . Let us compare the sequential pipeline implementation and the parallel implementation for general case. The sequential pipeline implementation can perform 17k × 17-bit multiplication in k clock cycles using a single multiplier for any k ≥ 1. On the other hand, the parallel implementation performs 17k × 17-bit multiplication in 1 clock cycle using k multipliers for a fixed k ≥ 1. Suppose we have an FPGA with w multipliers and need to multiply of W pairs of 17c-bit and 17-bit numbers. Using the sequential implementation the pair can be multiplied in c clock cycles. Thus, using w multipliers, w pairs of 17c-bit and 17-bit numbers can be multiplied in c clock cycles. Hence, W multiplications can be performed in w clock cycles. Also, note that if c < k then k − c multipliers are not used for the multiplication. Hence, the sequential pipeline implementation is more flexible and scalable in the sense that it supports more bits and all multipliers are always used in every clock cycle. Also, since we have carefully used the sequential pipeline implementation, the clock frequency is much higher than the parallel implementation. Our sequential pipeline implementation runs in 360.490MHz, while the parallel implementation runs in 49.520MHz. Also, the overflow is detected if an interim number has more than 78 bits in our previous parallel implementation, while our new sequential pipeline implementation supports interim number up to 112 bits. Thus, the probability of the overflow, which is reported to the host PC in our new implementation, is much smaller. It follows that the PC needs to verify fewer numbers if we use the sequential pipeline implementation. Table 1 summarizes our new implementation and previous implementation. Our parallel implementation [8] uses 4 embedded multipliers and runs in 49.520MHz. Also it can perform the verification for 2.47 × 10 8 numbers per second using one coprocessor. On the other hand, our new sequential pipeline implementation runs in 360.490MHz and it can verify 4.99 × 10 8 numbers per second using only one DSP48E1 block, which contains one multiplier. Although our new implementation can work at approximately 7.2 times higher frequency than our previous implementation, the new implementation is approximately 2.0 times faster than the previous one. This is because the new implementation needs several clock cycles to compute
However, the previous implementation can compute it in one clock cycle. Since we used the different implemen- tation between the new implementation and the previous implementation, used technologies, types of hardware blocks, supported bit-lengths, and architectures are distinct. Therefore, the frequencies of them cannot be directly compared. However, according to the verified numbers per second that signifies the performance, we achieved a speedup factor of 2 over the previous implementation. Also, we implemented a multi-coprocessors system that has 380 coprocessors on a Virtex-6 family FPGA XC6VLX240T-1FF1156. Since the size of the circuit is quite large, the circuit delay is increased. Then, all coprocessors run in 311.218MHz and each coprocessor can verify 4.31 × 10 8 64-bit numbers per second. Since each coprocessor can work independently, our implementation can verify 1.64 × 10 11 64-bit numbers per second. In our proposed method, we implemented a coprocessor with DSP blocks. Namely, we utilize programmable logic blocks as flexible components and DSP blocks as high performance elements. From the point of view of parallelization, we use a combination of flexibility of the fine-grained structure and high performance of the coarse-grained elements. Also, we implement a multi-coprocessors system that has 380 coprocessors. In other words, we use the coprocessors as more coarse-gained elements.
This paper is organized as follows: Section 2 presents a hardware algorithm for accelerating the verification of the Collatz conjecture. Section 3 shows how the block RAM and the DSP block is used to implement the hardware algorithm. In Section 4, we show an evaluation of overflow in the verification. In Section 5, we evaluate the performance of our sequential pipeline implementation. Section 6 presents a multi-coprocessors system and its performance. Finally, Section 7 is a brief conclusion.
Accelerating the verification of the Collatz conjecture
The main purpose of this section is to introduce a hardware algorithm for accelerating the verification of the Collatz conjecture. The basic ideas of acceleration are shown in [9, 15] .
The first technique is to terminate the operations before the iteration produces 1. Suppose that we have already verified that the Collatz conjecture is true for numbers less than n, and we are now in position to verify it for number n. Clearly, if we repeatedly execute the operations for n until the value is 1, then we can confirm that the conjecture is true for n. Instead, if the value becomes n for some n less than n, then we can guarantee that the conjecture is true for n because it has been proved to be true for n . Thus, it is not necessary to repeat this operation until the value is 1, and we can terminate the iteration when, for the first time, the value is less than n.
The second technique is to perform several operations in one step. Consider that we want to perform the operations for n and let n L and n H be the least significant two bits and the remaining bits of n. In other words, n = 4n H + n L holds. Clearly, the value of n L is either 00, 01, 10, or 11. We can perform the several operations for n based on n L as follows:
n L = 00: Since two even operations are applied, the resulting number is n H . n L = 01: First, odd operation is applied and the resulting number is (4n H + 1) · 3 + 1 = 12n H + 4.
After that, two even operations are applied, and we have 3n H + 1. The third technique to accelerate the verification of the Collatz conjecture is to skip numbers n such that we can guarantee that the resulting number is less than n after the table operation. For example, suppose we are using two bit table and n H > 0. If n L = 00 then the resulting value is n H , which is less than n. Thus, we can skip the table operation for n if n L = 00. If n L = 01 then the resulting value is 3n H + 1, which is always less than n = 4n H + 1, and we can skip the table operation. Similarly, if n L = 10 then we can skip the table operation. On the other hand n L = 11 then the resulting value is 9n H + 8, which is always larger than n. Therefore, the Collatz conjecture is guaranteed to be true whenever n L = 11, because it has been verified true for numbers less than n. Consequently, we need to execute the table operation for number n such that n L = 11.
We can extend this idea for general case. For least significant d bits n L , we say that n L is not mandatory if the value of b is less than 2 d at some moment while even and odd rules are repeatedly applied. We can skip the verification for non mandatory n L . The reason is as follows: Consider that for number n, we are applying even and odd rules. Initially, b = 2 d and c ≤ 2 d − 1 hold. Thus, while even and odd rules are applied, b > c always hold. Suppose that b ≤ 2 d − 1 holds at some moment while the rules are applied. Then, the current value of n is
It follows that, the value is less than n when the corresponding even and odd operations are applied. Therefore, we can omit the verification for numbers that have no mandatory least significant bits. For least significant d-bit number, we use table S to store the mandatory least significant bits. Let s d be the number of such mandatory least significant bits. Using these tables, we can write a verification algorithm as follows: 
Let n L be the least significant d bits and n H be the remaining bits.
For the benefit of readers, we show B, C, and S for 4 base bits in Table 2 . From s 4 = 3, we have 3 mandatory least significant bits out of 16.
For the reader's benefit, Table 3 shows the necessary word size and necessary total bits for each of tables B and C for each base bit. It also shows the expected number of odd/even operations included in one Table 4 shows the size of table S. It further shows the ratio of the mandatory numbers over all numbers. Later, we will use two 36k-bit block RAM for tables B and C, and table S, we set base bit 10 for tables B and C, and base bit 15 for table S. Thus, in our implementation, one operation n ← B[n L ] · n H + C[n L ] corresponds to expected 15 odd/even operations. Also, we skip approximately 96% of non-mandatory numbers.
An implementation of the computation B[n
using a block RAM and DSP block
This section shows how the block RAM and the DSP block is used to implement the computation
For the reader's benefits, we first review the function of embedded block RAM and embedded DSP block. Most FPGAs have embedded dual-port block RAMs as memory blocks. Figure 3 illustrates a dual-port block RAM. It has two ports A and B for which read/write operations to different address can be done in the same time. For example, Xilinx Virtex-6 family FPGAs have 36k-bit block RAMs, each of which can be configured as 32k × 1, 16k × 2, 8k × 4, 4k × 9, 2k × 18, 1k × 36 memory. See [7] for the details of the Xilinx Virtex-6 block RAM. Figure 4 shows a part of the block diagram of Xilinx DSP48E1 block. One DSP48E1 block includes three input ports A, B, and C, and one output port P . In the figure, P L and P H denote the least significant 17 bits of P and the remaining bits. Using the DSP48E1 block, operations P ← A · B + C or P ← A · B + P H may be performed in more than 500MHz while the same operations take less than 50MHz without using the DSP48E1 block in the FPGA. See [6] for the details of Xilinx DSP48E1 block.
In our implementation, we use 36k-bit block RAMs (Figure 3 .) One block RAM is used to implement the tables B and C with base bit 10. Also, one block is used for the table S with base bit 15. As shown in Table 3 Table 4 , we use one 36k-bit block RAM to store it.
A DSP block is used to compute the value of
As illustrated in Figure 4 , a DSP block can compute P ← A · B + C or P ← A · B + P H . In the Xilinx DSP48E1 block, A and B can have up to 25 bits and 18 bits, respectively, and both C and P can have 48 bits. Also, it supports unsigned 23 × 17-bit multiplication and 48-bit addition. Output P is separated into 31-bit P H and 17-bit P L .
We implement the computation
are given to ports B and C, respectively. Let n H is partitioned into k 17-bit unsigned integers
Similarly, the resulting value p is partitioned into k + 1 17-bit unsigned integers p 0 , p 1 , . . . , p k . The values of n 0 , n 1 , . . . , n k−1 are given to port A in turn. Then, the resulting values of p 0 , p 1 , . . . , p k are computed, and these values can be obtained from port P L in turn. The key idea is to compute the value of p from the least significant digit. Register P L is used to store the carry. The details are spelled out as follows:
Host PC 10bits Figure 5 : The architecture of a coprocessor
In this hardware algorithm, each of the lines 1, 2, and 3 can be computed in one clock cycle. In this way, the values of n 0 , n 1 , . . . , n k are computed. To achieve the high clock frequency, we must use internal registers to partition the combination circuit in DSP block and perform the computation in pipeline fashion. For this purpose, we have used internal registers such that the computation is performed in three stage pipeline. Actually the number of the pipeline stages to compute Figure 4 . Also, we have used six 17-bit registers to store p 0 , p 1 , . . ., p 5 as illustrated in Figure 2 . Figure 5 illustrates the architecture of a coprocessor. One block RAM is used to store the values of S with base bit 15. The other block RAM is used to store the values of B and C with base bit 10. Thus, the table S has 1,295 mandatory least significant bits, a counter is used to output numbers i from 0 to 1,294. For given 46-bit integer M by the host PC, the coprocessor performs the exhaustive verification for the Collatz conjecture for numbers from M · 2 32 to (M + 1) · 2 32 − 1. In other words, the verification can be performed for up to 78-bit numbers. This is sufficient because working projects for the Collatz conjecture are currently checking 60-bit numbers [14] and 63-bit numbers [4] .
The probability of overflow
Let us evaluate how often we have the overflow. Suppose that the even and the odd operations are performed for a 64-bit number n. Note that 2 63 ≤ n < 2 64 holds. Let M (n) denote the maximum number until n produces, for the first time, a number less than n during the operations. 
Experimental results
We have implemented and evaluated the performance of our sequential pipeline implementation on Xilinx Virtex-6 family FPGA (XC6VLX240T-1FF1156), which has 37,680 slices, 768 DSP48E1 blocks, and 416 36k-bit block RAMs. Table 5 shows the result of synthesis of our implementation. For the purpose of showing the goodness of our sequential pipeline implementation, the table also shows the result of synthesis of our previous implementation, the parallel implementation [8] .
We have implemented and evaluated the performance of our previous implementation on Xilinx Virtex-2 family FPGA (XC2V3000-4FG676), which has 14,336 slices, 96 multipliers, and 96 18k-bit block RAMS. Since the structure of each FPGA is different, the size of each circuit is not comparable. However, compared with the number of available slices in each FPGA, each size of both implementations is small enough. We have evaluated the computing time of the FPGA implementations by verifying the Collatz conjecture for the 64-bit numbers, because working projects for the Collatz conjecture are currently checking 60-bit numbers [14] and 63-bit numbers [4] . For this purpose, we have randomly generated 240 32-bit numbers M at random. For each generated 32-bit random number M , the FPGA implementations verified 2 32 numbers in the range of [M · 2 32 , (M + 1) · 2 32 − 1]. Therefore, they verified 240 × 2 32 ≈ 1.0 × 10 12 64-bit numbers in total. Table 6 shows the experimental results. Our new pipeline implementation is approximately 2.0 times faster than the previous implementation. Also, our previous implementation has 5,656,255 overflows in 10 12 64-bit numbers, while our new implementation has detected no overflow numbers. In our experiment of verifying 10 12 64-bit numbers, no interim number has more than 100 bits. Recall that our new implementation and previous implementation support 112-bit and 78-bit interim numbers. Thus, our previous implementation detects many overflowed interim numbers, while our new implementation has no overflow numbers. Actually, as shown in the previous section, R(112) = 1.33 × 10 −15 . Thus, we have expected 1.33 × 10
−3
overflow interim numbers during the verification of 10 12 64-bit numbers. The number of overflowed interim numbers 5,656,255 0 6 Multi-coprocessor system According to the above results, we have implemented a multi-coprocessors system that has 380 coprocessors in a Virtex-6 family FPGA XC6VLX240T-1FF1156. In the system, each coprocessor is our sequential pipeline implementation as shown in the above sections. The implementation uses 37,627 slices and 380 DSP48E1, and 380 36k-bit block RAMs. Note that as shown in Table 5 , each coprocessor uses two 36k-bit block RAMs for tables S, B, and C. Further, since the block RAM in the Virtex-6 FPGA is dual port, that is, it has two address ports and can be read the data of two addresses, which can be distinct, in the same time. Hence, two coprocessors can share the two 36k-bit block RAMs for three tables. Therefore, in the multi-coprocessor system, the number of used Block RAMs is equivalent to the number of coprocessors. The timing analysis reported that our implementation runs in 311.218MHz. The frequency is lower than that of one coprocessor shown in Section 5, since the circuit delay is increased. Therefore, each coprocessor can verify 4.31 × 10 8 numbers per second. Because each coprocessor can work independently, our multi-coprocessor system can verify 380 × (4.31 × 10 8 ) = 1.64 × 10 11 numbers per second. Our previous approach can verify 2.89 × 10 9 numbers per second using 24 coprocessors [8] . As mentioned in Section 4, in our previous multi-coprocessor system, many overflowed interim numbers are detected and those numbers must be verified by software on the host PC, while our new implementation has detected no overflow numbers. Hence, the performances of them cannot be directly compared by used hardware resources and their frequencies. Therefore, to compare them, the results of synthesis and total performance are shown in Table 7 . 
Conclusions
We have presented an efficient implementation of a coprocessor that performs the exhaustive search to verify the Collatz conjecture using a DSP48E1 Xilinx Virtex-6 blocks, each of which contains one multiplier and one adder.
We have implemented our coprocessor on the Virtex-6 family FPGA XC6VLX240T-1FF1156. The experimental results show that it can verify 4.99 × 10 8 64-bit numbers per second. Since the size of the coprocessor is small enough, several dozen coprocessors can be implemented in an FPGA. Therefore, they can work in parallel and verify the conjecture much faster.
Also, we have implemented a multi-coprocessors system that has 380 coprocessors on the FPGA. The experimental results show that our multi-coprocessor system can verify 1.64 × 10 11 numbers per second.
